SH	_		4	Ω	•	4
эп	-	- 1	- 1	w	r	

	(0)		SHEET 1 OF
	FORMATO-1448 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY, DOCKET NO. IMEC92.001DV1	APPLICATION NO. 10/766,159
BELEE	BY APPLICANT	APPLICANT Brockmeyer, et al.	
	(USE SEVERAL SHEETS IF NECESSARY)	FILING DATE January 27, 2004	GROUP Unknown

	-			U.S. PATENT DOCUMENTS			
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)
A.	7.	5,978,509	11/02/99	Nachtergaele et al.			

Let	<u> ['-</u>	5,976,509	11/02/05	Nacineigaele et al	•		<u> </u>	L	
EXAMINER		OTHE	R DOCUME	ENTS (INCLUDING AUTI	HOR, TITLE, DATE, PERTINE	NT PAGES,	ETC.)	•	
INITIAL	<b>_</b>								
(D)	2	Agarwal, R. et al., Coding of moving pictures and audio, N1693 "International organization for standardization, ISO/IEC/JTC1/SC29WG11," April 1997.							
		Amarasinghe, S. et al., "Th Proc. for Scientific Comput	ing, 1995	·					
	Bacon, D.F. et al., "Compiler transformations for high-performance computing," Computer Science of California, Berkeley, California, 1994.								
	5	Brodersen, R.W., "The Net pp.32-36, Feb. 1997.	Brodersen, R.W., "The Network Computer and its Future," Proc. IEEE Int. Solid-State Circ. Conf., San Francisco CA,						
	6	Catthoor, F. "Energy-delay efficient data storage and transfer architectures: circuit technology versus design methodology solutions," <i>Proceedings of DATE'98</i> , Feb.23-25 1998.							
	7	Chandrakasan, A. et al., "Data driven signal processing: an approach for energy efficient computing," <i>Proc. IEEE Intnl.</i> Symp. on Low Power Design, Monterey CA, pp.347-352, Aug. 1996.							
	8	Chatterjee, P. (President Personal Productivity Products, Texas Instruments), "Gigachips: deliver affordable digital multi-media for work and play via broadband network and set-top box," Plenary paper in <i>Proc. IEEE Int. Solid-State Circ. Conf.</i> , San Francisco CA, pp.26-30, Feb. 1995.							
	9	Danckaert, K. et al., "System level memory optimization for hardware-software co-design," Proc. IEEE Intnl. Workshop on Hardware/Software Co-design, Braunschweig. Germany, pp.55-59, March 1997.							
	10	De Greef, E. et al., "Memor Conf. on Computer Design	y organiz , <i>Austin T</i>	ation for video algo X, pp.552-557, Oct	rithms on programmabl . 1995.	e signal p	rocessors,	* Proc. IEEE Int.	
	11	Evans, R.J. et al., "Energy vol 30, no 5, May 1995.	consump	tion modeling and o	optimization for SRAMs,	• IEEE jo	umal of sol	id state circuits,	
	12	Gannon, D., "Strategies for parallel and distributed con	cache ar	nd local memory ma Academic press, p	anagement by global propp.587-616, 1988.	ogram tra	nsformatio	n," Journal of	
	13	Itoh, K. et al., "Trends in lo of the IEEE, Vol. 83, No. 4	w-power l pp.524-5	RAM circuit technol 543, April 1995.	ogies," special Issue on	"Low pov	ver design" 	of the Proceedings	
	14	Kolson, D. et al., "Minimiza Conf., San Diego CA, pp.1	tion of me 49-154, J	emory traffic in high une 1994.	-level synthesis,* Proc.	31st ACM	MEEE Des	ign Automation	
	15	Lippens, P. et al., Allocatio Design, Santa Clara CA, N	n of multi ov. 1993.	port memories for t	nierarchical data stream	s," <i>Proc</i> . I	EEE Int. C	onf. Comp. Aided	
	16	Meng, T.H. et al., "Portable the Proceedings of the IEE	video-on E, Vol.83	-demand in wireles , No.4, pp.659-680	s communication," spec , April 1995.	cial issue	on "Low po	wer electronics" of	
V	17	Moolenaar, D. et al., "Syste approach," Proc. IEEE Ws.	em-level p h. on Sign	nower exploration for the new exploration for	or MPEG-2 decoder on elems (SIPS), Leicester,	embedde UK, Nov.	d cores : a 1997.	systematic	
Pa	18 Nachtergaele, L. et al., "Low power data transfer and storage exploration for H.263 video decoder system," acceler for special issue on Very low-bit rate video coding (eds. Argy Krikelis et al.) of IEEE Journal on Selected Areas in Communications, Vol.16, No.2, Feb. 1998.						ystem," accepted acted Areas in		

	/	<u>/</u> /
EXAMINER .	DATE CONSIDERED 9/20	0/04
*EXAMINER: INITIAL IF CITATION IN CONFORMANCE AND NOT CON	CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 605; DR SIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT	RAW LINE THROUGH CITATION IF NOT

/	TPE		SHEET 2 OF 2
Bi.	FORM 1970-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFERMATION DISCLOSURE STATEMENT	ATTY, DOCKET NO. IMEC92.001DV1	APPLICATION NO. 10/766,159
EES	INFORMATION DISCLOSURE STATEMENT BY APPLICANT	APPLICANT Brockmeyer, et al.	
	· (USE SEVERAL SHEETS IF NECESSARY)	FILING DATE January 27, 2004	GROUP Unknown

EXAMINER INITIAL	OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)			
W	Nachtergaele, L. et al., "Optimisation of memory organisation and hierarchy for decreased size and power in vide image processing systems," <i>Proc. Intnl. Workshop on Memory Technology, Design and Testing</i> , San Jose CA, p. 87, Aug. 1995.			
	Nachtergaele, L. et al., "System-level power optimization of video codecs on embedded cores: a systematic approach," accepted for special issue on Future directions in the design and implementation of DSP systems Wayne Burleson et al.) of Journal of VLSI Signal Processing, No., Kluwer, Boston, pp., Feb. 1998.			
	21	Rabaey, J., "System-level power estimation and optimization - challenges and perspectives," <i>Proc. IEEE Intnl. Symp. on Low Power Design</i> , Monterey CA, pp.158-160, Aug. 1997.		
	22 Seki, T. et al., "A 6-ns 1-Mb CMOS SRAM with Latched Sense Amplifier," IEEE J. of Solid-state Circuits, Vol.SC-No.4, pp.478-488, Apr. 1993.			
	23 Slavenburt, G. et al., "TriMedia, TM1000 Preliminary Data Book," Philips electronics North America Corporation, TriMedia product group, 811 E. Arques Avenue, Sunnyvale CA, 1997.			
	24 Slock, P. et al., "Fast and extensive system-level memory exploration for ATM applications," Proc. 10th ACM/IEE Intnl. Symp. on System-Level Synthesis, Antwerp, Belgium, pp.74-81, Sep. 1997.			
	Tiwari, V. et al., "Power analysis of embedded software: a first step towards software power minimization," <i>Proc. Int. Conf. Comp. Aided Design</i> , Santa Clara CA, pp.384-390, Nov. 1994, Also in <i>IEEE Trans. on VLSI Systems</i> , No.4, pp.437-445, Dec. 1994.			
	van Swaaij, M. et al., "Modelling data and control flow for high-level memory management," <i>Proc. 3rd ACM/IEEE Europ, Design Automation Conf.</i> , Brussels, Belgium, pp.8-13, March 1992.			
V	27	Verbauwhede, I. et al., "Background memory management for the synthesis of algebraic algorithms on multi-processor DSP chips," <i>Proc. VLSI'89, Int. Conf. on VLSI</i> , Munich, Germany, pp.209-218, Aug. 1989.		
D	28	Wolf, M. et al., "A loop transformation theory and an algorithm to maximize parallelism," IEEE Trans. on Parallel and Distributed Systems, Vol.2, No.4, pp.452-471, Oct. 1991.		

S:\DOCS\EMN\EMN-5149.DOC:sad 090304

EXAMINER DATE CONSIDERED 9/20/01

\*EXAMINER: INITIAL IF OTATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.